

DSL Design

A conceptual framework
for building good DSLs

Code Generation 2012

Markus Voelter
independent/itemis
voelter@acm.org

based on material
from a paper written
with Eelco Visser

www.voelter.de
voelterblog.blogspot.de
@markusvoelter
+Markus Voelter

E.Visser@tudelft.nl
<http://eelcovisser.org/>

DSL Design

Part of a conceptual framework
for building good DSLs

Code Generation 2012

Markus Voelter
independent/itemis
voelter@acm.org

based on material
from a paper written
with Eelco Visser

www.voelter.de
voelterblog.blogspot.de
@markusvoelter
+Markus Voelter

E.Visser@tudelft.nl
<http://eelcovisser.org/>

8+1 Design Dimensions

expressivity
coverage
semantics
separation of
concerns

completeness
paradigms
modularity
concrete
syntax

process

Which abstractions go into the
language, and why

expressivity
coverage
semantics
separation of
concerns

completeness
paradigms
modularity
concrete
syntax

process

Which portions of the domain
is covered by the DSL?

expressivity	completeness
coverage	paradigms
semantics	modularity
separation of	concrete
concerns	syntax

process

What does it all mean?

expressivity	completeness
coverage	paradigms
semantics	modularity
separation of	concrete
concerns	syntax

process

Should the various concerns in
the domain be separated into
different viewpoints?

expressivity	completeness
coverage	paradigms
semantics	modularity
separation of	concrete
concerns	syntax
<hr/>	
process	

Is the DSL able to express all%
of the system, or do you have
to „manually“ write code?

expressivity	completeness
coverage	paradigms
semantics	modularity
separation of	concrete
concerns	syntax
<hr/>	
process	

Which language paradigms
exist, and when and how can
they be used in DSLs?

expressivity	completeness
coverage	paradigms
semantics	modularity
separation of concerns	concrete syntax
<hr style="width: 50%; margin: 0 auto;"/> process	

How do you modularize (and
then compose and combine)
languages (GPLs and DSLs)?

expressivity	completeness
coverage	paradigms
semantics	modularity
separation of concerns	concrete syntax
<hr style="width: 50%; margin: 0 auto;"/> process	

Which syntactic forms are most
suitable, and how do you
combine them?

expressivity
coverage
semantics
separation of
concerns

completeness
paradigms
modularity
**concrete
syntax**

process

What do you have to consider
in terms of the development
process?

expressivity
coverage
semantics
separation of
concerns

completeness
paradigms
modularity
**concrete
syntax**

process

Case Studies

```
namespace com.mycompany {  
  namespace datacenter {  
    component DelayCalculator {  
      provides aircraft: IAircraftStatus  
      provides console: IManagementConsole  
      requires screens[0..n]: IInfoScreen  
    }  
    component Manager {  
      requires backend[1]: IManagementConsole  
    }  
    public interface IInfoScreen {  
      message expectedAircraftArrivalUpdate  
        (id: ID, time: Time)  
      message flightCancelled(flightID: ID)  
    }  
    public interface IAircraftStatus ...  
    public interface IManagementConsole ...  
  }  
}
```

Example

Compo
nents

```

namespace com.mycompany.test {
  system testSystem {
    instance dc: DelayCalculator
    instance screen1: InfoScreen
    instance screen2: InfoScreen
    connect dc.screens to
      (screen1.default, screen2.default)
  }
}

```

Example

Compo
nents

```

appliance KIR {
  compressor compartment cc {
    static compressor c1
    fan ccfan
  }

  ambient tempsensor at

  cooling compartment RC {
    light rclight
    superCoolingMode
    door rcdoor
    fan rcfan
    evaporator tempsensor rceva
  }
}

```

Example

Refrige
rators


```

parameter t_abtaustart: int
parameter t_abtaudauer: int
parameter T_abtauEnde: int

var tuerNachlaufSchwelle: int = 0

start:
  entry { state noCooling }

state noCooling:
  check ( (RC->needsCooling) && (cc.c1->stehzeit > 333) ) {
    state rccooling
  }
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    perform rcfanabschalttask after 10 {
      set RC.rcfan->active = false
    }
  }

state rccooling:
  entry { set RC.rcfan->active = true }
  check ( !(RC->needsCooling) ) {
    state noCooling
  }
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    set tuerNachlaufSchwelle = currStep + 30
  }
  exit {
    perform rcfanabschalttask after max( 5, tuerNachlaufSchwelle-currStep ) {
      set RC.rcfan->active = false
    }
  }

```

Example

Refrige
rators

```

parameter t_abtaustart: int
parameter t_abtaudauer: int
parameter T_abtauEnde: int

var tuerNachlaufSchwelle: int = 0

start:
  entry { state noCooling }

state noCooling:
  check ( (RC->needsCooling) && (cc.c1->stehz
    state rccooling
  )
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    perform rcfanabschalttask after 10 {
      set RC.rcfan->active = false
    }
  }

state rccooling:
  entry { set RC.rcfan->active = true }
  check ( !(RC->needsCooling) ) {
    state noCooling
  }
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    set tuerNachlaufSchwelle = currStep + 30
  }
  exit {
    perform rcfanabschalttask after max( 5, tuerNachlaufSchwelle-currStep ) {
      set RC.rcfan->active = false
    }
  }

```

```

prolog {
  set RC->accumulatedRuntime = 80
}

step 10
assert-currentstate-is noCooling

mock: set RC->accumulatedRuntime = 110
step

mock: set RC.rceva->evaTemp = 10
assert-currentstate-is abtauen
assert-value cc.c1->active is false
mock: set RC->accumulatedRuntime = 0
step 5
assert-currentstate-is abtauen
assert-value cc.c1->active is false
step 15
assert-currentstate-is noCooling

```

Example

Refrige
rators

```

module ADemoModule from cdesignpaper.screenshot imports nothing {
  enum MODE { FAIL; AUTO; MANUAL; }
  stateMachine Counter {
    in start() <no binding>
      step(int[0..10] size) <no binding> trace R2
    out started() <no binding>
      resetted() <no binding> {resettable}
      incremented(int[0..10] newVal) <no binding>
    vars int[0..10] currentVal = 0
      int[0..10] LIMIT = 10
    states (initial = start)
      state start {
        on start [ ] -> countState { send started(); }
        state start ^inEvents (cdesignpaper.screenshot.ADemoModule)
        state step ^inEvents (cdesignpaper.screenshot.ADemoModule)
        on step [currentVal + size > LIMIT] -> start { send resetted(); }
        on step [currentVal + size <= LIMIT] -> countState {
          Error: wrong number of arguments
          send incremented();
        }
        on start [ ] -> start { send resetted(); } {resettable}
      }
    } end stateMachine
  MODE nextMode(MODE mode, int8_t speed) {
    return
      table MODE, FAIL
      mode == AUTO mode == MANUAL
      speed < 50 AUTO MANUAL
      speed >= 50 MANUAL MANUAL
  }
}

```

MODE	FAIL	mode == AUTO	mode == MANUAL
speed < 50	AUTO	MANUAL	
speed >= 50	MANUAL	MANUAL	

Example
Extended C

Capgemini Pension Workbench

File Edit Projection Navigation Search Format Tools Dev Generate Pension Team NN

NNLCPA-14w2-21112008

Table of Contents

- Library
- Documentation
- Foundation
 - Value sets
 - Value set Groottebepalingmethode
 - Value set member Salaris-diensttijd
 - Value set member Verzekende bedragen
 - Value set member Afgelaste toezeggingen
 - Value set Salaris-diensttijd
 - Value set member Middelloon
 - Value set member Eindloon
 - Value set Verzekende bedragen
 - Value set member Vast bedrag
 - Value set member Percentage van grond
 - Value set member Percentage van grond
 - Value set member Opgegeven bedrag
 - Value set member ANW-hiast
 - Value set member ADP bedrag
 - Value set Indicatie Opbouw / Risico
 - Value set member Opbouw
 - Value set member Risico
 - Value set Declinerenstatus
 - Value set member Aspirant
 - Value set member Actief
 - Value set member Premievrij
 - Value set member Slagend
 - Value set member Uitwendend
 - Value set member Overleden
 - Value set member Vervallen
 - Tag definitions
 - Tag Basisberekening
 - Tag Ouderdompensioen
 - Tag Partnerpensioen
 - Tag Wezenpensioen
 - Tag ANW extra
 - Tag WVA excellent ADV

$$D_x = v^x \cdot \frac{1}{100} = 06 \text{ Dec } (3) \quad \text{§}$$

$$\omega - x$$

$$N_x = \sum_{t=0}^{\omega-x} D_{x+t} = 07 \text{ Dec } (3) \quad \text{§}$$

$$\text{§}$$

$$\text{§ 3.6 Contante waarde 1 leven/ 2 levens}$$

$$E_x = \frac{1 - v^{\omega-x}}{d} = 019 \text{ Dec } (4) \quad \text{§}$$

$$\text{§}$$

$$a_x = \frac{1 - v^{\omega-x}}{d} = 021 \text{ Dec } (3) \quad \text{§}$$

$$\text{§}$$

$$\bar{a}_x = \frac{1 - v^{\omega-x}}{d} = 022 \text{ Dec } (3) \quad \text{§}$$

$$\text{§}$$

$$\frac{N_x - N_{x+1}}{d} = \frac{1 - v^{\omega-x}}{d} = 023 \text{ Dec } (3) \quad \text{§}$$


$$\bar{a}_{x:\overline{1}|} = \bar{a}_x - 0,5 + 0,5 \cdot E_x = 025 \text{ Dec } (3) \quad \text{§}$$

$$\text{§}$$

$$\text{§ 4 BN}_{ris} \text{ koopsommen} \quad \text{§}$$

Section * J06 * Paragraph: Text Dev
D:\J. Salinas\1 Pension\1 Pension\Decomposed\1 AM

Example
Pension Plans



The screenshot shows the Capgemini Pension Workbench interface. The main window displays a rule configuration for 'Bereken Mutatieperiode'. The rule is defined as follows:

```

Rule Bereken Mutatieperiode
  Result:
  Mutatieperiode
  Name:
  Bereken Mutatieperiode
  Documentation:
  Het vaststellen van de periode tussen de huidige en de vorige mutatie in dagen.
  De mutatieperiode kan niet meer dan 360 dagen bedragen omdat elk jaar een begin- en eindmutatie kent i.v.m. het openen en sluiten van het verslagjaar.
  Dit wordt niet afgevangen omdat het uitvoeren van de begin- en eindmutatie verantwoordelijkheid zijn van de pensioenadministratie.
  Tags:
  Basisberekening
  Algorithm:
  if maximum(Mutaties per datum) == 1 then daysof(duration(valid(Mutaties per datum))) else 0
  Test cases:
  
```

Name	Valid time	Transaction time	Fixture	Product	Element	Expected value	Actual value
Gelijke datums	03/01/2008		Mutatieperiode = Mutatedatum = Mutatedatum Vorig			3	0
Periode < 30	03/01/2008		Mutatieperiode - Mutatedatum > Mutatedatum Vorig (binnen 1 maand)			15	15
Periode > 30	03/01/2008		Mutatieperiode - Mutatedatum > Mutatedatum Vorig (meerdere maanden)			60	60

Example
Pension
Plans

In this talk:
mostly a little bit

expressivity
coverage
semantics
separation of
concerns

completeness
paradigms
modularity
concrete
syntax

process


Expressivity

expressivity
coverage
semantics
separation of
concerns


completeness
paradigms
modularity
concrete
syntax

process

Reification



Reification



Overspecification!
Requires Semantic Analysis!

```
int[] arr = ...
for (int i=0; i<arr.size(); i++) {
    sum += arr[i];
}
```

```
int[] arr = ...
List<int> l = ...
for (int i=0; i<arr.size(); i++) {
    l.add( arr[i] );
}
```

Linguistic Abstraction

```
for (int i in arr) {  
    sum += i;  
}
```

Declarative!
Directly represents Semantics.

```
seqfor (int i in arr) {  
    l.add( arr[i] );  
}
```

Def: DSL

A DSL is a **language** at D that provides **linguistic abstractions** for **common patterns and idioms** of a language at $D-1$ when used within the domain D .


Def: DSL cont'd

A good DSL does **not** require the use of patterns and idioms to express **semantically**

interesting concepts in D.

Processing tools do not have to do "semantic recovery" on D programs.

Linguistic Abstraction



In-Language Abstraction

Libraries

Classes

Frameworks

Linguistic Abstraction

Analyzable
Better IDE Support

In-Language Abstraction

User-Definable
Simpler Language

Linguistic Abstraction

Analyzable
Better IDE Support

Special
Treatment!



In-Language Abstraction

User-Definable
Simpler Language

Linguistic Abstraction

Std Lib

In-Language Abstraction

Std Lib

```
lib stdlib {  
  
  command compartment::coolOn  
  command compartment::coolOff  
  property compartment::totalRuntime: int readonly  
  property compartment::needsCooling: bool readonly  
  property compartment::couldUseCooling: bool readonly  
  property compartment::targetTemp: int readonly  
  property compartment::currentTemp: double readonly  
  property compartment::isCooling: bool readonly  
  
}
```

Example

Refrige
rators

Semantics & Execution

expressivity
coverage
semantics
separation of
concerns

completeness
paradigms
modularity
concrete
syntax

process

Static Semantics

Execution Semantics

Static Semantics

Constraints
Type Systems

What does it
all mean?

Execution Semantics

Def: Semantics

... via mapping to lower level

$$\text{semantics}(p_{L_D}) := q_{L_{D-1}}$$

$$\text{where } OB(p_{L_D}) == OB(q_{L_{D-1}})$$


OB: Observable Behaviour (Test Cases)

Def: Semantics

... via mapping to lower level

$$\text{semantics}(p_{L_D}) := q_{L_{D-1}}$$

$$\text{where } OB(p_{L_D}) == OB(q_{L_{D-1}})$$



Mapping

 L_D


Transformation
Interpretation

 L_{D-1}

Known Semantics!

Transformation

 L_D


Transformation
Interpretation

Correct!?

 L_{D-1}

Transformation

Tests (D)

L_D



Transformation
Interpretation

Tests (D-1)

L_{D-1}

Run tests on both levels; all pass.
Coverage Problem!

```

parameter t_abtastart: int
parameter t_abtdauer: int
parameter T_abtauEnde: int

var tuerNachlaufSchwelle: int = 0

start:
  entry { state noCooling }

state noCooling:
  check ( RC->needsCooling ) && ( cc.c1->stehz
    state rccooling
  )
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    perform rcfanabschalttask after 10 {
      set RC.rcfan->active = false
    }
  }

state rccooling:
  entry { set RC.rcfan->active = true }
  check ( !(RC->needsCooling) ) {
    state noCooling
  }
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    set tuerNachlaufSchwelle = currStep + 30
  }
  exit {
    perform rcfanabschalttask after max( 5, tuerNachlaufSchwelle-currStep ) {
      set RC.rcfan->active = false
    }
  }

prolog {
  set RC->accumulatedRuntime = 80
}

step 10
assert-currentstate-is noCooling

mock: set RC->accumulatedRuntime = 110
step

mock: set RC.rceva->evaTemp = 10
assert-currentstate-is abtauen
assert-value cc.c1->active is false
mock: set RC->accumulatedRuntime = 0
step 5
assert-currentstate-is abtauen
assert-value cc.c1->active is false
step 15
assert-currentstate-is noCooling

```

Example

Refrige
rators


Name	Documentation	Tags	Valid time	Transaction time	Fixture	Product	Element	Expected value	Actual value
Accrued right at retirement			2006-12-31	2007-9-24	Jan De Jong	Old Age Pension	Accrued right	761.0402	761.0402
Accrued Right last final pay			2004-1-1	2007-9-24	Jan De Jong	Old Age Pension	Accrued right	705.0589	705.0589
premium last year			2006-1-1	2007-9-24	Jan De Jong	Old Age Pension	Premium old age pension	329.0625	329.0625
Accrued right at retirement 2)			2006-12-31	2007-9-24	Piet Van Dijk	Old Age Pension	Accrued right	740.94	724.7658
			1985-12-31	2007-9-24	Jan De Jong	Old Age Pension	Accrued Right in service period	73.661	73.661
			1985-12-31	2007-9-24	Jan De Jong	Old Age Pension	Years of service in service period	3.7534	3.7534
			1987-12-31	2007-9-24	Jan De Jong	Old Age Pension	Pension base average FP	7750	7750
			1998-12-31	2007-9-24	Jan De Jong	Old Age Pension	Accrued Right in service period	387.7449	387.7449
			1998-12-31	2007-9-24	Jan De Jong	Old Age Pension	Years of service in service period	10.8082	10.8082
			1998-12-31	2007-9-24	Jan De Jong	Old Age Pension	Pension base average FP	8250	8250

Example

Pension Plans


Def: Semantics

... via mapping to lower level



Multiple Mappings


... at the same time



Similar
Semantics?

Multiple Mappings

... at the same time



Similar
Semantics?

all green!

Name	Documentation	Tags	Valid time	Transaction time	Fixture	Product	Element	Expected value	Actual value
Accrued right at retirement			2006-12-31	2007-9-24	Jan De Jong	Old Age Pension	Accrued right	761.0402	761.0402
Accrued Right last final pay			2004-1-1	2007-9-24	Jan De Jong	Old Age Pension	Accrued right	705.0589	705.0589
premium last year			2006-1-1	2007-9-24	Jan De Jong	Old Age Pension	Premium old age pension	329.0625	329.0625
Accrued right at retirement 2)			2006-12-31	2007-9-24	Piet Van Dijk	Old Age Pension	Accrued right	740.94	724.7658
			1985-12-31	2007-9-24	Jan De Jong	Old Age Pension	Accrued Right in service period	73.661	73.661
			1985-12-31	2007-9-24	Jan De Jong	Old Age Pension	Years of service in service period	3.7534	3.7534
			1987-12-31	2007-9-24	Jan De Jong	Old Age Pension	Pension base average FP	7750	7750
			1998-12-31	2007-9-24	Jan De Jong	Old Age Pension	Accrued Right in service period	387.7449	387.7449
			1998-12-31	2007-9-24	Jan De Jong	Old Age Pension	Years of service in service period	10.8082	10.8082
			1998-12-31	2007-9-24	Jan De Jong	Old Age Pension	Pension base average FP	8250	

Example

Pension Plans

```

parameter t_abtaustart: int
parameter t_abtaudauer: int
parameter T_abtauEnde: int

var tuerNachlaufSchwelle: int = 0

start:
  entry { state noCooling }

state noCooling:
  check ( (RC->needsCooling) && (cc.c1->stehz)
    state rccooling
  )
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    perform rcfanabschalttask after 10 {
      set RC.rcfan->active = false
    }
  }

state rccooling:
  entry { set RC.rcfan->active = true }
  check ( !(RC->needsCooling) ) {
    state noCooling
  }
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    set tuerNachlaufSchwelle = currStep + 30
  }
  exit {
    perform rcfanabschalttask after max( 5, tuerNachlaufSchwelle-currStep ) {
      set RC.rcfan->active = false
    }
  }

```

```

prolog {
  set RC->accumulatedRuntime = 80
}

step 10
assert-currentstate-is noCooling

mock: set RC->accumulatedRuntime = 110
step

mock: set RC.rceva->evaTemp = 10
assert-currentstate-is abtauen
assert-value cc.c1->active is false
mock: set RC->accumulatedRuntime = 0
step 5
assert-currentstate-is abtauen
assert-value cc.c1->active is false
step 15
assert-currentstate-is noCooling


```

Example

Refrigerators


Multiple Mappings

... alternatively, selectably



Multiple Mappings

... alternatively, selectably




Restricted Port leads to reduced overhead C

Example

Extended C


Multiple Mappings

... alternatively, selectably



Multiple Mappings

... alternatively, selectably




Example

Pension
Plans


Multiple Mappings

... alternatively, selectably




Multiple Mappings

... alternatively, selectably



Transformation



Transformation


```

module impl imports <<imports>> {

  int speed( int val ) {
    return 2 * val;
  }

  robot script stopAndGo
  block main on bump
  accelerate to 12 + speed(12) within 3000
  drive on for 2000
  turn left for 200
  decelerate to 0 within 3000
  stop
}


```




Example

Extended C


Multi-Stage



Multi-Stage: Reuse




Multi-Stage: Reuse



Example

Extended C


Multi-Stage: Reuse




Example

Extended C

Multi-Stage: Reuse




Multi-Stage: Reuse



Reduced Expressivity

bad? maybe.

good? maybe!






Model Checking

SAT Solving


Exhaustive Search, Proof!

Challenges





mbeddr Approach



mbeddr Approach

easier to use

hopefully used more

**full power: write
CTL/LTL if you want to**

Model Checking



```

module TrafficLights from trafficLights imports nothing

verifiable
stateMachine TrafficLights {
  in timePassed() <no binding>
  pedestrianButtonPressed() <no binding>
  out <<...>>
  vars int[0..2] pedLights = 0
  int[0..2] carLights = 0
  states (initial - bothRed)
  state bothRed {
    on timePassed [ ] -> carsGreen {
      carLights = 2;
      pedLights = 0;
    }
  }
  state carsGreen {
    on timePassed [ ] -> pedGreen {
      carLights = 0;
      pedLights = 2;
    }
  }
  state pedGreen {
    on timePassed [ ] -> carsGreen {
      carLights = 0;
      pedLights = 2;
    }
  }
} end stateMachine
    
```

Status	Trace Size
State 'bothRed' can be reached	SUCCESS
State 'carsGreen' can be reached	SUCCESS
State 'pedGreen' can be reached	SUCCESS
Variable 'pedLights' is always between its d...	SUCCESS
Variable 'carLights' is always between its d...	SUCCESS
State 'bothRed' has deterministic transitions	SUCCESS
State 'carsGreen' has deterministic transitions	SUCCESS
State 'pedGreen' has deterministic transitions	SUCCESS
Transition 0 of state 'bothRed' is not dead	SUCCESS
Transition 0 of state 'carsGreen' is not dead	SUCCESS
Transition 0 of state 'pedGreen' is not dead	SUCCESS
condition 'carLights==2&&pedLights==2' is...	SUCCESS

com.mbeddr.ext.statemachine.nusmv.structure.VerificationAt

```

verification conditions
never carLights == 2 && pedLights ==
    
```

<http://mbeddr.com>

Model Checking



```

module TrafficLights from trafficLights imports nothing

verifiable
stateMachine TrafficLights {
  in timePassed() <no binding>
  pedestrianButtonPressed() <no binding>
  out <<...>>
  vars int[0..2] pedLights = 0
  int[0..2] carLights = 0
  states (initial - bothRed)
  state bothRed {
    on timePassed [ ] -> carsGreen {
      carLights = 2;
      pedLights = 0;
    }
  }
  state carsGreen {
    on timePassed [ ] -> pedGreen {
      carLights = 0;
      pedLights = 2;
    }
  }
  state pedGreen {
    on timePassed [ ] -> carsGreen {
      carLights = 2;
      pedLights = 2;
    }
  }
} end stateMachine
    
```

Status	Trace Size
State 'bothRed' can be reached	SUCCESS
State 'carsGreen' can be reached	SUCCESS
State 'pedGreen' can be reached	SUCCESS
Variable 'pedLights' is always between its d...	SUCCESS
Variable 'carLights' is always between its d...	SUCCESS
State 'bothRed' has deterministic transitions	SUCCESS
State 'carsGreen' has deterministic transitions	SUCCESS
State 'pedGreen' has deterministic transitions	SUCCESS
Transition 0 of state 'bothRed' is not dead	SUCCESS
Transition 0 of state 'carsGreen' is not dead	SUCCESS
Transition 0 of state 'pedGreen' is not dead	SUCCESS
Condition 'carLights==2&&pedLights==2' ca...	FAIL
	5

Node	Value
State bothRed	
carLights	0
pedLights	0
State bothRed	
in_event: timePassed	timePasse
carLights	0
pedLights	0
State carsGreen	
in_event: timePassed	timePasse
carLights	2
pedLights	0
State pedGreen	
in_event: timePassed	timePasse
carLights	0
pedLights	2
State carsGreen	
carLights	2
pedLights	2


com.mbeddr.ext.statemachines.structure.State

```

[states] State "pedGreen"[1162046401483
    
```

<http://mbeddr.com>

Model Checking



```

module TrafficLights from trafficleights imports nothing
verifiable
stateMachine TrafficLights {
  in timePassed() <no binding>
  pedestrianButtonPressed() <no binding>
  out { ... }
  vars int[0..2] pedLights = 0
  int[0..2] carLights = 0
  states (initial - bothRed)
  state bothRed {
    on timePassed [ ] -> carsGreen {
      carLights = 2;
      pedLights = 0;
    }
  }
  state carsGreen {
    on timePassed [ ] -> pedGreen {
      carLights = 0;
      pedLights = 2;
    }
  }
  state pedGreen {
    on timePassed [ ] -> carsGreen {
      carLights = 2;
      pedLights = 0;
    }
  }
} end stateMachine

```

Status	Trace Size
State 'bothRed' can be reached	SUCCESS
State 'carsGreen' can be reached	SUCCESS
State 'pedGreen' can be reached	SUCCESS
Variable 'pedLights' is always between its d...	SUCCESS
Variable 'carLights' is always between its d...	SUCCESS
State 'bothRed' has deterministic transitions	SUCCESS
State 'carsGreen' has deterministic transitions	SUCCESS
State 'pedGreen' has deterministic transitions	SUCCESS
Transition 0 of state 'bothRed' is not dead	SUCCESS
Transition 0 of state 'carsGreen' is not dead	SUCCESS
Transition 0 of state 'pedGreen' is not dead	SUCCESS
Condition 'carLights=2&&pedLights=2' con...	5

Node	Value
State bothRed	
carLights	0
pedLights	0
State bothRed	
in_event: timePassed	timePasse
carLights	0
pedLights	0
State carsGreen	
in_event: timePassed	timePasse
carLights	2
pedLights	0
State pedGreen	
in_event: timePassed	timePasse
carLights	0
pedLights	2
State carsGreen	
carLights	2
pedLights	2

com.mbeddr.est.statemachines.structure.State

[states] State "pedGreen"[1162046481483]

<http://mbeddr.com>


Model Checking

Finds problems in state machines.

... even ones you didn't think of!

Much more complete than manual testing.

Model Checking





Language Modularity


expressivity
coverage
semantics
separation of
concerns

completeness
paradigms
modularity
concrete
syntax

process




Small Language



with a few, orthogonal
and powerful concepts

Modular Language



with many optional,
composable modules

Language

does not depend on
any other language

Independence

Fragment

does not depend on
any other fragment

Independence

Hardware:

```
compressor compartment cc {
  static compressor c1
  fan ccfan
}
```

Cooling Algorithm

```
macro kompressorAus {
  set cc.c1->active = false
  perform ccfanabschalttask after 10 {
    set cc.ccfan->active = false
  }
}
```

Example

Refrige
rators

Homogeneous

Fragment

everything expressed
with one language

$$\forall e \in E_f \mid lo(e) = l$$

$$\forall c \in Cdn_f \mid lo(c.parent) = lo(c.child) = l$$

```

module CounterExample from counterd imports nothing {

  var int theI;

  var boolean theB;

  var boolean hasBeenReset;

  statemachine Counter {
    in start() <no binding>
      step(int[0..10] size) <no binding>
    out someEvent(int[0..100] x, boolean b) <no binding>
      resetted() <no binding>
    vars int[0..10] currentVal = 0
      int[0..100] LIMIT = 10
    states (initial = initialState)
      state initialState {
        on start [ ] -> countState { send someEvent(100, true && false || true); }
      }
      state countState {
        on step [currentVal + size > LIMIT] -> initialState { send resetted(); }
        on step [currentVal + size <= LIMIT] -> countState { currentVal = currentVal + size; }
        on start [ ] -> initialState { }
      }
    } end statemachine

  var Counter c1;

  exported test case test1 {
    initsm(c1);
    assert(0) isInState<c1, initialState>;
    trigger(c1, start);
    assert(1) isInState<c1, countState>;
  } test1(test case)
}

```

Heterogeneous

Example

Extended C

```

module CounterExample from counterd imports nothing {

  var int theI;

  var boolean theB;

  var boolean hasBeenReset;

  statemachine Counter {
    in start() <no binding>
      step(int[0..10] size) <no binding>
      out someEvent(int[0..100] x, boolean b) <no binding>
      resetted() <no binding>
      vars int[0..10] currentVal = 0
          int[0..100] LIMIT = 10
      states (initial = initialState)
      state initialState {
        on start [ ] -> countState { send someEvent(100, true && false || true); }
      }
      state countState {
        on step [currentVal + size > LIMIT] -> initialState { send resetted(); }
        on step [currentVal + size <= LIMIT] -> countState { currentVal = currentVal + size; }
        on start [ ] -> initialState { }
      }
    } end statemachine

  var Counter c1;

  exported test case test1 {
    initsm(c1);
    assert(0) isInState<c1, initialState>;
    trigger(c1, start);
    assert(1) isInState<c1, countState>;
  } test1(test case)
}

```

Heterogeneous

C

Statemachines

Testing

Example

Extended C

Language Modularity,
Composition and Reuse
increase efficiency
of DSL development

4 ways of composition:

Referencing
Extension
Reuse
Embedding

Language Modularity, Composition and Reuse

increase efficiency
of DSL development

4 ways of composition:

distinguished regarding
dependencies and **fragment
structure**

Dependencies:

do we have to know about the
reuse when designing the
languages?


Dependencies:



do we have to know about the reuse when designing the languages?

Fragment Structure:

homogeneous vs. heterogeneous („mixing languages“)


Dependencies & Fragment Structure:





Referencing

Fragment



Referencing

```

parameter t_abtastart: int
parameter t_abtdauer: int
parameter T_abtauEnde: int

var tuerNachlaufSchwelle: int = 0

start:
  entry { state noCooling }

state noCooling:
  check ( RC->needsCooling) && (cc.c1->stehz
    state rccooling
  )
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    perform rcfanabschalttask after 10 {
      set RC.rcfan->active = false
    }
  }

state rccooling:
  entry { set RC.rcfan->active = true }
  check ( !(RC->needsCooling) ) {
    state noCooling
  }
  on isDown ( RC.rcdoor->open ) {
    set RC.rcfan->active = true
    set RC.rclight->active = false
    set tuerNachlaufSchwelle = currStep + 30
  }
  exit {
    perform rcfanabschalttask after max( 5, tuerNachlaufSchwelle-currStep ) {
      set RC.rcfan->active = false
    }
  }
  }

prolog {
  set RC->accumulatedRuntime = 80
}

step 10
assert-currentstate-is noCooling

mock: set RC->accumulatedRuntime = 110
step


mock: set RC.rceva->evaTemp = 10
assert-currentstate-is abtauen
assert-value cc.c1->active is false
mock: set RC->accumulatedRuntime = 0
step 5
assert-currentstate-is abtauen
assert-value cc.c1->active is false
step 15
assert-currentstate-is noCooling

```


Example

Refrige
rators

Domain Hierarchy







Domain Hierarchy



Example


Extended C





Extension

Good for **bottom-up** (inductive) domains, and for use by **technical** DSLs (people)



Extension

Drawbacks

tightly bound to base
potentially hard to analyze
the combined program

Extension

```

module main imports OsekKernel, EcAPI, BitLevelUtilities {

constant int WHITE = 500;
constant int BLACK = 700;
constant int SLOW = 20;
constant int FAST = 40;

statemachine linefollower {
  event initialized;
  initial state initializing {
    initialized [true] -> running
  }
  state running { }
}

initialize {
  ecrobot_set_light_sensor_active
    (SENSOR_PORT_T::NXT_PORT_S1);
  event linefollower::initialized
}

terminate {
  ecrobot_set_light_sensor_inactive
    (SENSOR_PORT_T::NXT_PORT_S1);
}

task run cyclic prio = 1 every = 2 {
  stateswitch linefollower
  state running
  int32 light = 0;
  light = ecrobot_get_light_sensor
    (SENSOR_PORT_T::NXT_PORT_S1);
  if ( light < ( WHITE + BLACK ) / 2 ) {
    updateMotorSettings(SLOW, FAST);
  } else {
    updateMotorSettings(FAST, SLOW);
  }
  default
  <noop>;
}

void updateMotorSettings( int left, int right ) {
  nxt_motor_set_speed(MOTOR_PORT_T::NXT
  nxt_motor_set_speed(MOTOR_PORT_T::NXT
}

```

Example

Extended C

```

module CounterExample from counterd imports nothing {

var int theI;

var boolean theB;

var boolean hasBeenReset;

statemachine Counter {
  in start() <no binding>
  step(int[0..10] size) <no binding>
  out someEvent(int[0..100] x, boolean b) <no binding>
  resetted() <no binding>
  vars int[0..10] currentVal = 0
  int[0..100] LIMIT = 10
  states (initial = initialState)
  state initialState {
    on start [ ] -> countState { send someEvent(100, true && false || true); }
  }
  state countState {
    on step [currentVal + size > LIMIT] -> initialState { send resetted(); }
    on step [currentVal + size <= LIMIT] -> countState { currentVal = currentVal + size; }
    on start [ ] -> initialState { }
  }
} end statemachine

var Counter c1;

exported test case test1 {
  initsm(c1);
  assert(0) isInState<c1, initialState>;
  trigger(c1, start);
  assert(1) isInState<c1, countState>;
} test1(test case)
}

```


Extension

C

Statemachines
Testing

Example


Extended C



Reuse

Often the referenced language is built expecting it will be reused.

Hooks may be added.



Embedding

Name	Valid time	Transaction time	Fixture	Product	Element	Expected value	Actual value
Gelijke datums	03/01/2008		Mutatieperiode - Mutatedatum = Mutatedatum Vorig			3	0
Periode < 30	03/01/2008		Mutatieperiode - Mutatedatum > Mutatedatum Vorig (binnen 1 maand)			15	15
Periode > 30	03/01/2008		Mutatieperiode - Mutatedatum > Mutatedatum Vorig (meerdere maanden)			60	

Example

Pension Plans

Embedding

Embedding often uses
Extension to extend the
embedded language to adapt it
to its new context.

Challenges - Syntax

Extension and Embedding
requires modular concrete
syntax

Many tools/formalisms cannot
do that


Challenges - Type Systems

Extension: the type system of the base language must be designed to be extensible/overridable

Challenges - Type Systems


Reuse and Embedding: Rules that affect the interplay can reside in the adapter language.

Challenges - Trafo & Gen Referencing (I)




Two separate, dependent single-source transformations

Challenges - Trafo & Gen Referencing (II)




A single multi-sourced transformation

Challenges - Trafo & Gen Referencing (III)



A preprocessing trafo that changes the referenced frag in a way specified by the referencing frag

Challenges - Trafo & Gen Extension



Transformation by assimilation, i.e. generating code in the host lang from code expr in the extension lang.

Challenges - Trafo & Gen Extension


```

module impl imports <<imports>> {

  int speed( int val ) {
    return 2 * val;
  }

  robot script stopAndGo
  block main on bump
    accelerate to 12 + speed(12) within 3000
    drive on for 2000
    turn left for 200
    decelerate to 0 within 3000
    stop
  }
}


```



Example


Extended C

Challenges - Trafo & Gen Reuse (I)




Reuse of existing transformations for both fragments plus generation of adapter code

Challenges - Trafo & Gen Reuse (II)



composing transformations


Challenges - Trafo & Gen Reuse (III)



generating separate artifacts
plus a weaving specification


Challenges - Trafo & Gen Embedding (I)

a purely embeddable language
may not come with a generator.



Assimilation (as with Extension)

Challenges - Trafo & Gen Embedding (II)



Adapter language can coordinate the
transformations for the host and for
the embedded languages.

Concrete Syntax

expressivity
coverage
semantics
separation of
concerns

completeness
paradigms
modularity
**concrete
syntax**

process

Combinations


```
c/s interface Decider {
  int decide(int x, int y) pre
}

component AComp extends nothing {
  ports:
    provides Decider decider
  contents:
    int decide(int x, int y) <- op decider.decide {
      return int, 0
      


|        |        |       |
|--------|--------|-------|
|        | x == 0 | x > 0 |
| y == 0 | 0      | 1     |
| y > 0  | 1      | 2     |


    ;
  }
}
```


Combinations



Combinations



Combinations



The End.

This material is part of
my upcoming (early 2013)
book DSL Engineering.
Stay in touch, it may
become a free eBook ☺

<http://voelter.de/dslbook>

www.voelter.de
voelterblog.blogspot.de
@markusvoelter
+Markus Voelter